libtrue

You can't handle the truth http://libtrue.xyz/

GENERIC ARM

Andrew Turner andrew@FreeBSD.org



OPILITIE



About me

- Research Associate in the University of Cambridge Computer Laboratory
- Freelance Software Engineer

About me

- FreeBSD committer since 2010
- Focus on arm and arm64
- Major projects:
 - ARM EABI
 - arm64

History of FreeBSD/armv6

- FreeBSD on ARMv6 and ARMv7
- Started in August 2011
- Initial support for:
 - Marvell Armada XP
 - Ti OMAP3, OMAP4, AM335x
 - Nvidia Tegra 2

History of FreeBSD/armv6

- Imported into HEAD in August 2012
- Added support for more SoCs (System on Chip)
 - Broadcom BCM2835, BCM2836, (BCM2837)
 - NXP (Freescale) i.MX5, i.MX6, Vybrid
 - Samsung Exynos
 - Allwinner (too many to list)

History of FreeBSD/armv6

- Altera/Intel FPGA Cyclone5, Arria10
- Annarana
- Rockchip
- Xylinx Zync7
- QEMU
- gem5

What was needed for GENERIC?

What was needed for GENERIC?

- Early hardware configuration
- Device enumeration
- Handling singleton functions

Early hardware configuration

Problem: Each kernel had a hard coded physical address

Solution: Runtime detection of physical address, build page tables around it

1.Find where in the physical address space the kernel has been loaded

2.Build a page table around it

- How to find the kernels physical address?
- The program counter is just another register
 - Can use it as a source in e.g. a move, bit-clear, or load
- ARM has instructions to simplify pc-relative memory access

- Need to create two mappings:
 - Identity mapping, VA == PA keep running when the MMU is enabled
 - Kernel mapping keep running when branching to C code

Problem: Everyone just copied the early boot code with minor changes.

Solution: Pull out the common code, create new functions to handle per-SoC code

Problem: Each SoC will need to implement the same functions

Solution: Detect the SoC, use kobj to provide different implementations of these functions (How PowerPC does it)

- Used early in the boot to handle the hardware differences
- Started as part of my "specific_leg" project branch
- Proved a GENERIC kernel was possible
 - Almost the same kernel on a PANDABOARD and Raspberry Pi

• Minimal SMP example:

```
static platform method t virt methods[]
  PLATFORMMETHOD(platform_devmap_init,
    virt devmap init),
#ifdef SMP
  PLATFORMMETHOD(platform mp start ap,
    virt mp start ap),
  PLATFORMMETHOD(platform_mp_setmaxid,
    virt mp setmaxid),
#endif
  PLATFORMMETHOD END,
};
                                   Tell the kernel how many
FDT PLATFORM DEF(virt, "virt", 0
                                      CPUs there are
  "linux,dummy-virt", 1);
```

Start non-boot CPUs

- Optional interfaces:
 - platform_attach Called when probe was successful
 - platform_lastaddr Returns the start of unusable kernel address space
 - platform_gpio_init Called just before the console is ready, e.g. to configure GPIOs for the UART
 - platform_late_init Called after the console is ready
 - platform_cpu_reset Reboot the SoC

Should only be needed by the bus code (FDT)

- Supel op nal interface:
 - platfor _probe poe to see if the ernel is running in the ported hardware

• FDT_PLATFORM defines a platform that could be used

```
FDT_PLATFORM_DEF(virt, "virt", 0,
    "linux,dummy-virt", 1);
```

- virt Variable name, e.g. will use virt_methods
- "virt" Human readable name
- 0 Unused (size of softc)
- "linux,dummy-virt" FDT combatible string to match
- 1 Number of iterations to busy wait in the early DELAY code

Device Enumeration

Problem (I): Memory mapped devices are non-enumerable

Problem (II): The kernel had a hardcoded list of these devices and their location

Solution: Have the firmware provide a hardware description to the kernel

- Added to arm before the armv6 project
- Is a requirement on armv6
- Also optionally used on AMD64, arm, arm64, i386, MIPS, PowerPC, and RISC-V

```
Flattened Device Tree
                      Unique board
/dts-v1/;
                     and SoC names
/ {
 model = "My Board";
 compatible = "manufacturer,my_board","soc_vendor,my_soc";
 memory {
  reg = <0x1000000 0x2000000>;
 };
                                     Board RAM
  SOC {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   my_device {
                                                Device name,
     compatible = "soc_vendor,my_device";
                                              used by the probe
     reg = <0xf000000 0x1000>;
                                                  function
                       Device memory
                           range
```



• Probe function code:

```
static int
my_device_probe(device_t dev) {
  if (!ofw_bus_status_okay(dev))
    return (ENXIO);
```

```
device_set_desc(dev, "My device");
  return (BUS_PROBE_DEFAULT);
}
```

Handling singleton functions

Problem: Each timer controller provided it's own DELAY implementation

Solution: Each timer provides a callback to handle the needed delay

• The timer drivers register a callback to perform the delay:

arm_set_delay(pseudo_timer_delay, sc);

• Provides the callback, and an argument to pass

• Example:

```
static void pseudo_timer_delay(int usec, void *arg) {
 struct pseudo timer softc *sc = arg;
uint64 t first, last;
uint32 t counts per usec;
 int32 t counts;
counts_per_usec = (sc->timer_frequency / 1000000) + 1;
counts = usec * counts per usec;
 first = pseudo read counter(sc);
while (counts > 0) {
  last = pseudo read counter(sc);
 counts -= last - first;
  first = last;
```

Default PLATFORM implementation.

```
static void From
platform_delay(int used FDT_PLATFORM_DEF
int counts;
for (; usec > 0; usec--
for (counts =
    plat_obj->cls->delay_count;
    counts > 0; counts--)
    cpufunc_nullop();
}
```

Problem: The interrupt handling code was only able to support a single interrupt controller

Solution: New framework to handle multiple interrupt controllers

- Started in 2012 as a Google Summer of Code project by Jakub Klama
- Worked on by Svatopluk Kraus and Ian Lepore
- Imported in the tree in 2015
- Optional on arm and mips, required on arm64

- Based on a tree of interrupt controllers
- Any driver could be a controller, e.g. a GPIO driver

- Creates a new newbus interface:
 - pic_bind_intr
 - pic_map_intr
 - pic_setup_intr, pic_teardown_intr
 - pic_post_filter
 - pic_pre_ithread, pic_post_ithread



- Create a test config
 - Merged the VIRT (qemu) and ALLWINNER kernel configs
- Test booting on both
 - Thanks to Emmanuel Vadot for testing on Allwinner

- Emmanuel gave a presentation on FreeBSD on Allwinner
 - 1. Mentioned there is no GENERIC kernel for armv6 in subversion
 - 2. I committed GENERIC
 - 3. I pointed out his talk was out of date in the question section

- After EuroBSDCon more SoCs were added
- Now support:
 - All ARMv7 Allwinner (that FreeBSD supports)
 - Ti am335x and OMAP4
 - Raspberry Pi 2
 - Nvidia Tegra T124

- armv6 now requires INTRNG
 - Only 2 SoCs are missing
- Most armv6 configs use, or have patches for PLATFORM & PLATFORM_SMP
 - Except Marvell
- Many support MULTIDELAY

- The release scripts have been updated
 - Except BEAGLEBONE.conf and CUBIEBOARD.conf
- NanoBSD updated to use GENERIC for gemu
 - Needs an update for Raspberry Pi 2

Remaining issues

Remaining issues

- Not all kernel configurations have been converted
- Old versions of U-Boot don't work well with GENERIC
 - Often assumes booting a kernel from a raw partition
 - Missing API or EFI support
- Many SoCs hardcode the CPU count
- pl310 needs a per-SoC function

Summary

Summary

- GENERIC on armv6 is possible
- Mostly engineering to fix replicated functions
- Need to support more SoCs
 - (patches welcome)

Questions?